**Chiplet Design**

**Objective :** This project demonstrates the design and implementation of a **custom FPGA-based accelerator** that performs real-time classification of basic shapes (circle, square, triangle) using **a logistic regression model trained offline**. The goal was to explore a hardware/software co-design methodology to move performance bottlenecks from a software baseline (Python) into an efficient hardware accelerator chiplet.

**Implementation :**

**Plan/Proposal :**

#### ****Phase 1: Shape Detection Logic****

* **Goal**: Simulate a simple shape recognition logic using pixel input.
* **Mock Input**: Simulate a 2D binary image matrix (e.g., 8×8 or 16×16) representing shapes.

**Approach** :

* Implement a module that checks patterns (e.g., circular blob, square corners, triangle edges).
* Use combinational logic to match shape templates.

**Testbench** : Write test cases for binary images of different shapes to verify detection.

#### ****Phase 2: Temporal Tracking****

**Goal**: Add movement detection across frames.

**Approach**:

* Buffer two image frames.
* Compare shape positions (e.g., centroid) between frames.
* Output movement direction or speed.

**Testbench** : Simulate a sequence of frames with a moving shape and verify output.

#### ****Phase 3: Move to Nexys 4 DDR with Real Input****

* **Integrate Camera Input**: Use OV7670 or a similar camera module compatible with Nexys 4 DDR.
* **Shape Detection Accelerator**: Port your logic into a SystemVerilog module integrated into the top-level FPGA design.
* **Display Output**: Use VGA or LEDs to indicate detected shape and motion.

**Step by step on implementation :**

### Prerequisites:

Vivado installed (preferably version 2020.1 or later)

Nexys 4 DDR board and its XDC constraints file

### Step 1: Create a New Project

* **Launch Vivado**
* Click **Create Project**
* **Name** the project
* Choose a folder to save it
* Select **RTL Project**

### Step 2: Select Your Board

* Choose **Boards → Digilent → Nexys 4 DDR ( The constraints file is for Nexys A7 DDR)**
* Or use **Parts tab**: search for xc7a100tcsg324-1

### Step 3: Add Source Files

Now add the HDL module:

* In **Project Manager → Sources**, right-click **Design Sources**
* Click **Add Sources → Add or Create Design Sources**
* Click **Create File → SystemVerilog →** sobel\_edge\_detector.sv

**Step 4: Create Testbench**

* Repeat **Add Sources → Add Simulation Sources**, and create a testbench file called tb\_sobel\_edge\_detector.sv.

### Step 5: Run Simulation

* Go to **Flow Navigator → Run Simulation → Run Behavioral Simulation**
* View the **waveform and console output**
* Add image and edge signals to the waveform for inspection

**Step 6 : Top Module Creation**

### Create Top-Level Module

### top.v :

* Uses **switches** (SW[7:0]) to choose a test image
* Displays **edge result bits** on the 16 **LEDs**

## Interpreting LED Output

### LEDs on = Detected Edge

* **When** sw0 = 0 implies we have selected the "square"
* When sw0 = 1 implies we have selected the "circle"

**\*Improved on this to detect shape dynamically and light LEDs without switches\***

## Display “CIRCLE” or “SQUARE” on the 7-Segment Display

* **SW0** to select the shape
* A **decoder module** that drives the **7-segment display**
* Shows a 4-letter label:
* "CIRC" (for Circle)
* "SQUA" (for Square)

### 7-Segment Basics on Nexys 4 DDR

* Segments: seg[6:0]  
  (segment A-G, **active-low** logic)
* Digit selector: an[7:0]  
  (also **active-low** – drive 0 to enable)
* Decimal point: dp (can ignore)

**Updated Plan**

* Use a **pushbutton (**btnC**)** to cycle through shapes.
* Display the selected shape (image + name) on 7-segment and LEDs.

## Step 7: Feature Extraction & Rule-Based Shape Classification

* Analyzes the **edge map output**
* Extracts simple **metrics**
* Applies **logic rules** to decide the shape

### Step 7.1: Generate a Dataset

* Binary 8×8 edge maps of shapes: circles, squares, triangles, etc.
* Each example is a 64-bit input + label

We generate 100–200 examples with:

* Python drawing (using PIL, OpenCV)
* Random rotation/scale for robustness

### Step 7.2: Train a Classifier (e.g., Logistic Regression)

* 64-bit input → 3-class output (circle, square, triangle)
* Use scikit-learn

### Step 7.3: Export Weights

* Convert model weights to integer/fixed-point
* Implement matrix multiply + softmax (or argmax) in Verilog

## Pipeline Design to be implemented :

[Camera or ROM Input]

|

[8x8 Binary Image]

|

-----------------------

Sobel Edge Detector

-----------------------

|

[64-bit Edge Map]

|

-----------------------

Shape Classifier

(Logistic Regression)

-----------------------

|

[2-bit Class Output]

|

------------------------

ASCII to 7-Segment

Display Encoder

------------------------

|

[7-Segment Display]

**Python implementation to generate synthetic 8 x 8 Edge map Dataset (generate\_shape\_dataset.py)**

* Generate **binary 8×8 images** of **circles, squares, triangles**
* Apply Sobel edge detection
* Label the images: 0=triangle, 1=square, 2=circle
* Save as **CSV**
* This generates **shape\_dataset.csv** in the current project folder.

**shape\_dataset.csv explained**Each row:

* 64 columns: Flattened 8×8 binary edge image
* 1 label: 0 = triangle, 1 = square, 2 = circle
* Total rows: 3 × 200 = 600 samples

## **Step 8:** Train a Softmax Logistic Regression Classifier using (train\_logistic\_shape\_classifier.py)


* Load the CSV dataset
* Train a multi-class logistic regression model
* Evaluate accuracy
* Export weights & biases for FPGA use
* The accuracy of the model is also computed

**Explanation of the output**

| **File** | **Purpose** |
| --- | --- |
| weights.csv | Weight matrix W (3×64) |
| biases.csv | Bias vector b (3,) |

Each row in weights.csv corresponds to a class:

* Row 0 = triangle
* Row 1 = square
* Row 2 = circle



### The above screenshot displays the output of the accuracy of the model in recognizing the three shapes from a very small dataset of ~100 Definitions:

* **Precision**: Of the predicted squares, how many were actually squares?
* **Recall**: Of all actual squares, how many did it correctly identify?
* **F1-score**: Harmonic mean of precision and recall (overall balance)
* **Support**: Number of test samples for that class

Now that we have weights.csv and biases.csv, we’ll:

* Convert them to **fixed-point integers** (e.g., Q4.4 format)
* Build a **Verilog classifier** that:
* Computes score = W·x + b (3 scores)
* Picks argmax(score) as predicted class

## Step 9: ****Verilog implementation****

We’ll:

* **Convert weights + biases to fixed-point integers** ( Q4.4)
* Build a **dot product + argmax module** in Verilog
* Feed in 64-bit binary edge map as input
* Get shape prediction as a class index (0, 1, or 2)

**Step 9.1: convert\_to\_fixed\_point.py**

Convert :

* weights.csv (shape: 3×64 floats)
* biases.csv (shape: 1×3 floats)

Into :

* **signed 8-bit integers**
* using **Q4.4 format** (4 bits for integer part, 4 bits for fraction)

Once we run the script, we will get the following output

* weights\_fixed.csv: 3 rows × 64 columns → signed integers
* biases\_fixed.csv: 1 row × 3 values → signed integers

**Step 9.2:** **shape\_classifier.v**

* The model analyzes the input edge map using the weights and biases
* Computes class: triangle, square, circle

Displays:


* TRIA if class = 0
* SQUA if class = 1
* CIRC if class = 2

A hardcoded **circle-like image** is fed to sobel\_edge\_detector

The result is passed to trained shape\_classifier module

Based on the class\_out, the display shows :


* CIRC → circle
* SQUA → square
* TRIA → triangle

****

The output shows the predicted class of circle. The LEDS show the values of edges where it is 1.

**Benchmarks :**

**Step 10.1 : Benchmark the average time taken for multiple shapes to be classified (benchmark\_multiple\_shapes.py)**




We now have a measure of how long it takes, on average, for the **software logistic regression classifier** to process a **64-bit shape image**, across **multiple shape types** and multiple runs.

This number reflects:

* Pure CPU logic execution (no overhead from graphics or I/O)
* Close emulation of the **Verilog classifier logic**
* No floating point — same fixed-point math that the FPGA uses

**Step 10.2 : Hardware Benchmarking using shape\_classifier\_tb.v**



The output on the console log shows that :

* The **Verilog classifier produced the correct output** (circle = class 2 )
* It did so in **10 clock cycles**
* We ran the simulation with a **100 MHz clock** (10 ns period)

## Calculate Hardware Inference Latency

| **Clock Frequency** | **Clock Period** | **Cycles** | **Latency** |
| --- | --- | --- | --- |
| 100 MHz | 10 ns | 10 | 100 ns (0.1 µs) |

So:

Hardware latency = 10 cycles × 10 ns = 100 ns = 0.1 µs

## Speedup Over Software

You previously got **41.12 µs** per prediction in Python.

Speedup = Software Time / Hardware Time

= 41.12 µs / 0.1 µs


= ~400times speedup

## Final Benchmark Summary


| **Metric** | **Software (Python)** | **Hardware (FPGA)** |
| --- | --- | --- |
| Inference Time (1 sample) | 41.12 µs | 0.1 µs |
| Throughput | ~20,200 shapes/sec | 10,000,000 shapes/sec |
| Measured Cycles | — | 10 cycles |
| Clock Frequency | — | 100 MHz |
| Speedup | — | ~400times |

* Functionally correct
* Over 400× faster than software

**Accuracy benchmark :**



The output shows the Software model’s accuracy on **all test samples** from shape\_dataset.csv using the quantized (fixed-point) weights as **93.83%**



The output gives us :

* Out of 100 test cases, there were 5 mismatches

Example :

* Index 3: Python said this should be a **triangle** (0)
* The FPGA predicted it as a **circle** (2)
* The classifier is **mostly correct**, but makes errors on a few inputs (just like the software version)

## How to Calculate Hardware Accuracy

Since the testbench is only logging mismatches, and by default, we are using 100 test samples:

We had 5 mismatches → 95 correct  
So : Accuracy = (95 / 100) × 100% = 95.00%

Which aligns closely with your Python software accuracy:

Software: **93.83%**  
Hardware: **95.00%**


## Benchmark Conclusion

| **Insight** | **Result** |
| --- | --- |
| Functional correctness (per sample) | Confirmed |
| Total misclassifications | 5 out of 100 |
| Total accuracy | **95.00%** |
| Hardware matches software accuracy | Within expected variation |
| Timing performance | 100 ns → ~400× speedup |

## ****Benchmark Summary Table****

| **Metric** | **Software (Python)** | **Hardware (FPGA - Verilog)** | **Notes** |
| --- | --- | --- | --- |
| Inference latency (1 sample) | 41.12 µs | 100 ns (10 clock cycles @ 100 MHz) | Measured via Python and simulation |
| Classification accuracy (100 samples) | 93.83% | 95.00% | On same fixed-point model/data |
| Throughput (max) | ~20,200 shapes/sec | 10,000,000 shapes/sec | Assuming pipelined input |
| Model type | Logistic Regression | Logistic Regression | 3 classes, 64 binary features |
| Implementation | Scikit-learn, numpy (Q4.4 quantized) | Pure Verilog (no IP cores) | Fully synthesizable |
| Weight size | 3 × 64 = 192 entries | 192 reg [7:0] | Q4.4 signed fixed-point |
| Bias size | 3 entries | 3 reg [15:0] | Q4.4 format |
| Resource usage | N/A | View from Vivado synthesis | LUTs, FFs |
| Speedup over software | — | **~400× faster** | 41.12 µs → 0.1 µs |

**Benchmark for 1000 sample dataset generated by claude**




## Software Accuracy Report Interpretation

## Accuracy on test set: 98.50%

* Out of 200 test samples, **197 were predicted correctly, 800 were used to train**
* This is a improvement from the previous **93.83%** with only 100 samples

### Breakdown by Class

| **Class Label** | **Shape** | **Precision** | **Recall** | **F1-score** | **Support (Samples)** |
| --- | --- | --- | --- | --- | --- |
| 0 | Triangle | 1.00 | 1.00 | 1.00 | 72 |
| 1 | Square | 0.96 | 1.00 | 0.98 | 64 |
| 2 | Circle | 1.00 | 0.95 | 0.98 | 64 |

**Hardware Accuracy**   
  


There were 3 mispredictions out of 1000 samples which means the accuracy is **97%**

## Design Decisions and Rationale

| **Feature** | **Choice / Justification** |
| --- | --- |
| **Model** | Logistic Regression (Q4.4 fixed-point), due to simplicity, interpretability, and speed |
| **Input Format** | 8×8 binary image (flattened to 64-bit vector) |
| **Edge Detection** | Sobel filter implemented in Verilog, optimized for binary edge features |
| **Classification** | Dot-product + argmax using quantized weights/biases |
| **Clock Strategy** | Single-clock domain with one-pulse button detection for cycling shapes |
| **Display Output** | 7-segment output via ASCII-7SEG decoder |

## Hardware Design Details

**Modules**:

* sobel\_edge\_detector.v – Binary edge detection from 8x8 input.
* shape\_classifier.v – Logistic regression classifier with quantized weights.
* char\_to\_7seg.v – ASCII to 7-segment decoder.
* top.v – Integrated top-level module with test pattern ROM and display.

**Weights/Biases**:

* Trained offline on 100 and 1000-sample dataset using Python's sklearn library.
* Exported to .vh file via automated script.

**Fixed-Point Format**:

* Q4.4 (4 integer bits, 4 fractional bits) for weights and biases.

## Verification

### Testbench Structure

### ****Functional Match Test****:

* Inputs from test\_inputs.mem
* Expected labels from labels.mem
* Output match checked inside testbench, with printouts on mismatch.

**Waveform Simulation**:

* Vivado Behavioral Simulation + EPWave viewer used.
* Debug for partial edge map & class propagation.

### Accuracy Validation

| **Environment** | **Accuracy** |
| --- | --- |
| Python | **98.5%** (1000 test samples), **93.83%** (100 test samples) |
| Verilog | **97%** (1000 test samples), **95%** (100 test samples) |

## Performance Benchmarking

| **Metric** | **Python (SW)** | **Verilog (HW)** | **Speedup** |
| --- | --- | --- | --- |
| Inference time | 41.12 ms | ~100 ns (1 clock) | ~400 times |

## Synthesis Results

| **Metric** | **Result (Vivado - Nexys 4 DDR)** |
| --- | --- |
| FPGA | Artix-7 XC7A100T-CSG324-1 |
| Max. Clock Freq | ~100 MHz (Post-implementation timing) |
| Slice LUTs | ~1,200 (approximate) |
| Slice Registers | ~800 |
| Power (est.) | <50 mW |

## Iterative Co-Design Process

* **Initial prototype** using hardcoded weights and a single test shape.
* Introduced **automated training pipeline** with dataset and parameter export.
* Switched from array-based weights to **flattened memory-style indexing** to match synthesis constraints.
* Added **automated accuracy testbench** with .mem files and simulation mismatch logging.

## Related Work

* Prior work in AI accelerators includes systolic arrays (Google TPU) and CNN-based inference engines.
* The implemented design is simpler but demonstrates core co-design concepts: **software algorithm → hardware logic**.
* Related to Edge-AI concepts in low-cost robotics and embedded vision systems.

## Results Summary

| **Feature** | **Status** |
| --- | --- |
| HW/SW Co-Design | Completed |
| Classifier Model | Logistic Reg |
| Accuracy Benchmarked | Done |
| Speedup Benchmarked | Done |
| Hardware Tested | FPGA + Simulation |
| Dataset Scaled | 100 to 1000 samples |

**Proposed but not implemented**

* Add **camera input** via OV7670 module or simulated video feed.
* Add **temporal tracking** of objects (e.g., bounding box change over frames).

**Conclusion on the project**

This project successfully demonstrated the design and implementation of an FPGA-based accelerator for shape recognition using a quantized logistic regression classifier. By transitioning a software-trained model into synthesizable Verilog, the system achieved nearly identical classification accuracy (~98.5%) while delivering a ~400× speedup in inference latency compared to the Python baseline. The integration of edge detection, classifier logic, and 7-segment display output on the Nexys 4 DDR board validated the end-to-end hardware pipeline.

Throughout this project, I received step-by-step guidance from ChatGPT, which provided technical support in architecture design, debugging, quantization strategies, simulation workflows, and benchmarking setup. The assistance was very useful in resolving synthesis issues, automating datasets generation, parameter conversion, and validating functional correctness through automated testbenches. This collaborative workflow enabled a smooth progression from concept to final demonstration, within a short timeframe.